

THERE ARE 256 pRAMs IN A pRAM-256 MODULE.

THE OUTPUT OF AN INDIVIDUAL *p*RAM IS REPRESENTED BY ONE BIT IN THE SERIAL DATA STREAM FROM **PRAM\_OUT**. DATA FROM *p*RAM 0 IS INDICATED BY THE **SOP1** SIGNAL. THE OUTPUTOF A *p*RAM IS ALSO STORED INTERNALLY IN THE *p*RAM-256 SO THAT IT CAN BE APPLIED TO THE INPUTS OF OTHER *p*RAMS INTHE MODULE OR IN NEIGHBOURING MODULES.

*p*RAM MODULES CAN ACCESS *p*RAM DATA IN OTHER *p*RAM MODULES BY SPECIFYING THE MODULE NUMBER IN BITS 8 TO 10 OF AN INPUT CONNECTION POINTER.

USING THE CONNECTION POINTERS ASSIGNED TO EACH INPUT OF EACH *p*RAM, THE CONNECTIVITY OF A NEURAL NETWORK CAN BE SPECIFIED.

CONNECTION POINTERS ALLOW ANY *p*RAM INPUT TO BE CONNECTED TO THE OUTPUT OF ANOTHER *p*RAM (INCLUDING ITSELF), AN EXTERNAL STATE INPUT, A LOGIC '1' OR A LOGIC '0'.

REWARD AND PENALTY INPUTS ARE USED FOR TRAINING THE NEURAL NETWORK. THESE CAN BE CONNECTED TO OTHER DATA SOURCES AS ABOVE. THEY CAN ALSO BE CONNECTED TO A GLOBAL REWARD AND A GLOBAL PENALTY SIGNAL RESPECTIVELY.

USING THE CONNECTION POINTERS, A RANGE OF NEURAL NETWORKS CAN BE BUILT FROM A *p*RAM-256 MODULE AND A RANGE OF TRAINING SCHEMES CAN BE IMPLEMENTED.

### NON-LEARNING **PRAMS**

ANY *p*RAM WITHIN A MODULE MAY BECONFIGURED AS A NON-LEARNING *p*RAM, IRRESPECTIVE OF THE STATE OF THE **TRAIN** INPUT. THIS IS ACHIEVED BY SETTING THE CONNECTION POINTERS FOR ITS REWARD AND PENALTY INPUTS TO 'GND'. IN THIS WAY, NO MODIFICATION OF THE WEIGHTS IN THAT *p*RAM WILL OCCUR.

#### FIXED-INPUT pRAMS

ONE WEIGHT WITHIN THE *p*RAM MAY BE CONTINUOUSLY ACCESSED BY SETTING THE CONNECTION POINTERS FOR ITS INPUTS TO A VALUE OF 'VCC' OR 'GND' AS DESIRED.

pRAM-256

DATA SHEET

February 1995

A2-1

# NETWORK A<u>RCHITECTURES</u>



## PYRAMIDAL ARCHITECTURES

AS MANY SUB-PYRAMIDS AS ARE REQUIRED ARE BUILT TO RECEIVE THE INPUT VECTOR. AT LEAST N/6  $\rho$ RAMS ARE REQUIRED FOR AN N-INPUT VECTOR.



SUB-PYRAMIDS ARE THEMSELVES COMBINED TO FORM THE OUTPUT.

# **PYRAMIDAL** ARCHITECTURES



pRAM-256

AS

FULL

**EXTERNAL** 

TO

OR

REWARD

## A2-3

DATA SHEET

## OTHER ARCHITECTURES

## COMPETITIVE LEARNING

THE OUTPUT OF ONE *p*RAM MAY BE USED AS A PENALTY INPUT TO ANOTHER *p*RAM. IN THIS WAY, COMPETITION BETWEEN NEURONS OR MUTUAL INHIBITION CAN BE ACHIEVED. SIMILAR MECHANISMS FOR THE REWARD INPUTS CAN BE CONSTRUCTED.



A NEIGHBOURHOOD OF pRAMS CAN GENERATE COMPLEX PENALTY INPUTS TO ADJOINING pRAMS THROUGH THE USE OF NON-LEARNING pRAMS WHICH ALLOW THE PENALTY INPUT TO BE A NON-LINEAR FUNCTION OF THE NEIGHBOURING pRAM OUTPUTS.

A SIMILAR ARRANGEMENT CAN BE MADE FOR THE REWARD INPUTS. THE NON-LEARNING *p*RAMS ACT AS LOOK-UP TABLES.

DATA SHEET

## LOCAL LEARNING

THE NON-LEARNING (AUXILIARY)  $\rho {\rm RAMS}$  DEFINE THE ACTIONS OF THE CENTRAL (LEARNING)  $\rho {\rm RAM}$  WHICH ARE TO BE REWARDED OR PENALISED.

THE AUXILIARY *p*RAMS RECEIVE BOTH THE INPUT VECTOR AND THE OUTPUT OF THE LEARNING *p*RAM SO THAT ALL POSSIBLE STATES CAN BE DEFINED.

SINCE THE AUXILIARY *p*RAMS HAVE A PROBABILISTIC OUTPUT, COMPLEX REWARD/PENALTY ACTIONS CAN BE MADE.



## USING NON-BINARY INPUTS WITH *p*RAM NETS

A NUMBER OF SCHEMES ARE POSSIBLE TO REPRESENT NON-BINARY INPUTS TO A  $\ensuremath{\rho}\text{RAM}$  NETWORK.

a) PULSE STREAMS b) PARALLEL BINARY INPUTS c) UNARY INPUTS

### PULSE STREAMS



UNARY-CODED PULSE

TRAINS FOR THE MAIN pRAM.

DATA SHEET

February 1995

# DATA INPUT TO A PRAM NET

- TWO METHODS ARE DESCRIBED BELOW: a) SERIAL/PARALLEL INPUT OF BINARY DATA
- b) INPUT OF REAL-VALUED DATA



#### INPUT OF BINARY DATA

WHERE BINARY DATA IS AVAILABLE IN SERIAL FORM, THIS MAY BE ENTERED DIRECTLY INTO THE pRAM-256 USING THE **EXT** (EXTERNAL INPUT) PIN. THE **NORTH**, **SOUTH**, **EAST** AND **WEST** PINS MAY ALSO BE USED FOR DATA INPUT IF THESE ARE NOT USED FOR COMMUNICATIONS BETWEEN pRAM-256 MODULES.

SERIAL DATA IS ENTERED IN A FRAME OF 256 BITS, CLOCKED BY **RTS**. **SOP1** PROVIDES FRAME SYNCHRONISATION. SERIAL DATA IS STORED IN THE *OUTPUT LIST* WITHIN THE *p*RAM-256 AND MAY BE 'CONNECTED' TO ANY *p*RAM INPUT BY THE USE OF THE CONNECTION POINTER TABLE.

SERIAL DATA IS CONTINUOUSLY READ AT A MAXIMUM RATE OF 6000 FRAMES PER SECOND (TRAINING DISABLED) OR A RATE OF 4000 FRAMES PER SECOND (TRAINING ENABLED).

WHERE BINARY DATA IS AVAILABLE IN PARALLEL FORM, AN EXTERNAL PARALLEL TO SERIAL CONVERSION IS REQUIRED. THIS CAN BE ACHIEVED THROUGH THE USE OF A SHIFT REGISTER AS SHOWN ABOVE. THE **SOP1** STROBE CAN BE USED TO TRANSFER DATA FROM THE PARALLEL PORT TO THE SHIFT REGISTER.

### INPUT OF REAL-VALUED DATA

REAL-VALUED DATA MAY BE REPRESENTED AS A SPIKE-TRAIN, WHOSE MEAN FIRING FREQUENCY IS PROPORTIONAL TO THE VALUE IT REPRESENTS.

SUCH DATA MAY BE INPUT USING THE SERIAL PORTS AS ABOVE, BUT CONVERSION OF THE DATA INTO SPIKE TRAINS MUST BE PERFORMED USING EXTERNAL HARDWARE.

ALTERNATIVELY, THE REAL-VALUED DATA MAY BE STORED, ONE VALUE PER *p*RAM, IN THE *p*RAMS' WEIGHT MEMORY. THE *p*RAMS USED IN THIS WAY ARE NON-LEARNING AND ARE ONLY USED TO GENERATE SPIKE TRAINS FOR THE INPUT LAYER OF THE NEURAL NETWORK.

IN ORDER TO WRITE TO THE SRAM WEIGHT MEMORY, THE *p*RAM-256 IS HALTED. WHEN **HALT\_ACK** IS ASSERTED AT THE END OF THE PASS, THE *pRAM-256* **ADDRESS** AND **DATA** BUSES AND **/WE** ARE TRI-STATED SO THAT THE SRAM CAN BE WRITTEN TO BY AN EXTERNAL CONTROLLER.

DATA SHEET

February 1995